State-of-the-art and technology Y1
Deliverable D6.6.1

Deliverable Information

<table>
<thead>
<tr>
<th>Nature</th>
<th>Document</th>
<th>Dissemination Level</th>
<th>Public</th>
</tr>
</thead>
<tbody>
<tr>
<td>Project</td>
<td>ASSUME</td>
<td>Project Number</td>
<td>14014</td>
</tr>
<tr>
<td>Deliverable ID</td>
<td>D6.6.1</td>
<td>Date</td>
<td>15.12.2015</td>
</tr>
<tr>
<td>Status</td>
<td>Final</td>
<td>Version</td>
<td>0.5</td>
</tr>
<tr>
<td>Contact Person</td>
<td>Moharram Challenger</td>
<td>Organisation</td>
<td>UNIT</td>
</tr>
<tr>
<td>Phone</td>
<td>+90 (232) 339 6633</td>
<td>E-Mail</td>
<td><a href="mailto:Moharram.challenger@unitbilisim.com">Moharram.challenger@unitbilisim.com</a></td>
</tr>
</tbody>
</table>
Author Table

<table>
<thead>
<tr>
<th>Name</th>
<th>Company</th>
<th>Email</th>
</tr>
</thead>
<tbody>
<tr>
<td>Moharram Challenger</td>
<td>UNIT</td>
<td><a href="mailto:Moharram.challenger@unitbilisim.com">Moharram.challenger@unitbilisim.com</a></td>
</tr>
<tr>
<td>Reinhold Heckmann</td>
<td>AbsInt</td>
<td><a href="mailto:heckmann@absint.com">heckmann@absint.com</a></td>
</tr>
<tr>
<td>Serdar Tasiran</td>
<td>Koc University</td>
<td><a href="mailto:stasiran@ku.edu.tr">stasiran@ku.edu.tr</a></td>
</tr>
</tbody>
</table>

Change and Revision History

<table>
<thead>
<tr>
<th>Version</th>
<th>Date</th>
<th>Reason for Change</th>
<th>Affected sections</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.1</td>
<td>03.11.2015</td>
<td>Initial version</td>
<td></td>
</tr>
<tr>
<td>0.2</td>
<td>20.11.2015</td>
<td>Extension of initial version</td>
<td>2, 4.1, 5</td>
</tr>
<tr>
<td>0.3</td>
<td>26.11.2015</td>
<td>Modification and further extension</td>
<td></td>
</tr>
<tr>
<td>0.4</td>
<td>01.12.2015</td>
<td>Updated version Submitted to Reviewers</td>
<td></td>
</tr>
<tr>
<td>0.5</td>
<td>15.12.2015</td>
<td>Review finished</td>
<td></td>
</tr>
</tbody>
</table>
Table of Contents

AUTHOR TABLE ........................................................................................................................................... 2
CHANGE AND REVISION HISTORY ........................................................................................................ 2
TABLE OF CONTENTS ................................................................................................................................. 3
1. EXECUTIVE SUMMARY .......................................................................................................................... 4
2. SCALABLE ZERO-DEFECT ANALYSIS FOR SINGLE-CORE SYSTEMS (WP2) ........................................ 5
   2.1. Static analysis of run-time errors .................................................................................................... 5
   2.2. Analysis of interactions .................................................................................................................. 5
   2.3. Model-based development and integration with static analysis ...................................................... 5
3. SYSTEM ENGINEERING METHODOLOGY AND STANDARDS (WP3) .................................................. 7
   3.1. “Roadblocks” .................................................................................................................................. 7
   3.2. Requirement Formalization & Impact Analyses .............................................................................. 7
   3.3. Interfaces of Tools & Traceability .................................................................................................... 8
   3.4. Standards for Semantic Interoperability ........................................................................................ 8
4. SYNTHESIS OF PREDICTABLE CONCURRENT SYSTEMS (WP4) ....................................................... 9
   4.1. Verification of compilers and code generators ............................................................................... 9
   4.2. Relaxed memory models ................................................................................................................ 9
   4.3. Synthesis of critical real-time software for multi-processor architectures ..................................... 9
   4.4. Automotive applications ............................................................................................................... 10
5. ZERO-DEFECT ANALYSIS FOR MULTI-CORE SYSTEMS (WP5) ....................................................... 11
   5.1. Static analysis of concurrent multi-core applications ..................................................................... 11
   5.2. Deductive methods ........................................................................................................................ 11
   5.3. Dynamic race detection ................................................................................................................ 12
   5.4. Worst-case execution time (WCET) .............................................................................................. 12
6. RELATED PROJECTS .............................................................................................................................. 14
7. CONCLUSIONS AND DISCUSSION...................................................................................................... 17
REFERENCES .................................................................................................................................................. 18
1. Executive Summary

In order to consider and keep up with the up to date science and technology, related work and tools are analysed in each technical work package. In this deliverable, the state of the art and technology are collected and published for the first year of the ASSUME project. This document will be updated based on the new studies and technologies in the next years of the project.
2. Scalable Zero-Defect Analysis for Single-Core Systems (WP2)

Avionics and automotive software development features a rich and multi-step validation and verification (V&V) process. It is however essentially based on conventional testing techniques, for which required coverage metrics and requirements are defined in international standards (e.g., ISO 26262 for automotive applications). Conventional V&V requires a significant and ever growing portion of the overall development effort. With rising system complexity, it is on the brink of becoming the bottleneck of today's processes.

2.1. Static analysis of run-time errors

Sound static analysis (SSA) is a promising technique to improve the situation. It allows the analysis of software on unit level. In contrast to testing, it achieves complete control and data coverage of software by employing conservative over-approximations [1]. Thus SSA allows, under favourable circumstances, to prove the total absence of certain kinds of errors, in particular run-time errors (RTE) [2].

Most SSA tools are limited in scalability and precision. A single analysis run can take several days, limiting their application to components of small size. The results may include thousands of false (spurious) alarms, leading on some projects to economic ineffectiveness due to high efforts inspecting by hand these alarms.

The state of the art in SSA for RTE on embedded C programs is Astrée, an analyzer developed by ENS and industrialized by AbsInt [3][4]. The limit on the precision of Astrée has its origins in the necessity for making approximate (abstract) computations, in order to scale up to large programs. In the past, it has been shown that by tailoring the abstractions to a specific class of properties and programs, the goal of zero false alarms can be achieved for synchronous embedded avionic and space software [5][6]. More research is necessary before generic libraries of abstractions are available to handle other common cases found in embedded software.

2.2. Analysis of interactions

Faults in complex industrial systems may result from complex hidden dependencies between interacting components. Existing tools do not allow for architecture and design verification of complex interactions (e.g. where dependencies between components are hidden in a communication layer or where call-back mechanisms are used). Therefore, to achieve the zero defect goal, architecture and design principles have to be improved and their fulfilment verified using new more powerful static analysis tools. Moreover, with the recent development of cyber-physical systems in safety relevant areas, the amount of interactions with the system context grows tremendously. Consequently, future systems will have to ensure safety and security to a much greater extent. While safety analysis focuses on the reliability and correctness of the software, approaches to security analysis have to examine the software against risks resulting from interactions through high level and low level software interfaces. Today's analysis tools do not provide sufficient support for safety and security analyses, although it is highly demanded.

2.3. Model-based development and integration with static analysis

Model-driven development has been used to a rising degree in automotive industries, including functional models (in Simulink or ASCET) and meta-models which capture relevant meta-data. AUTOSAR and also the meta-model of the project AMALTHEA are prominent examples. Model-driven development is also common in the avionics industry (LUSTRE and SCADE). The model
information is often ignored by SSA tools, leading to needlessly difficult analysis problems and a loss of precision. There are however some examples for the integration of model-based code generators and static analysis tools. An integration between AbsInt's WCET analyser aiT and Esterel's SCADE generator has been established in the projects INTEREST and INTERESTED [7]. In ALL-TIMES, a first integration between aiT, Astrée, and TargetLink from dSPACE has been set up [8].

Moreover, there is a need to check beyond published modelling guidelines (such as MAAB or MISRA) and company specific rules, to include quality criteria such as maintainability, changeability and expandability. Analyses for coupling, cohesion and encapsulation are already available for non-model based development, but not for model-based development. They are needed to prevent the introduction of defects resulting from side effects or insufficient understanding of the software system while modifying the code. In model-based development of large and complex models the same risks occur even more dramatically since the availability of software engineering principles in this field is very limited. Advanced methodology as well as convenient tool support is required for the quality analysis of models to prevent the introduction of defects during future development and maintenance activities.
3. System engineering methodology and standards (WP3)

Automotive system engineering is founded on a wide set of well established, proven and tested processes ranging from requirements elicitation to system verification and validation. Many of these processes comprise dedicated engineering approaches targeting particular system quality aspects like e.g. correctness, safety, security, and many more. Even though these aspects are often combined together, synergies between these approaches are seldom recognized. Significant benefit is thus expected from coherently applying these engineering techniques continuously throughout the development process, i.e. from requirements elicitation to system verification and validation.

3.1. “Roadblocks”

For example, at Daimler, as an OEM, automotive system development starts at system level where the realization and deployment of functions is not clear at the beginning. The validation and verification of system requirements is executed in a multi-step process and supported by several tools and models. These models show certain aspects of the modelled system. The purpose of this approach is to improve the system understanding. Models serve also as source for verification. Since models typically are much simpler than their final source code representation verification tasks become better realizable. However, the verification of a model with respect to a certain requirement does not guarantee that the implementation does not violate that requirement. To ensure this, the code or at least certain parts have to be generated from these models with a sound code generator or some verification technologies have to be applied. In certain cases higher-level models are extractable from the source. An example here is the extraction of the task model to prove the absence of raise conditions. In other cases such a higher-level model is very hard to extract. The code that is generated from Matlab/Stateflow is an example here.

Today many analysis tools work on code or even binary code level. For the efficient verification they often lack of information that is present but not easily accessible at this level. Due to this fact and due to technological borders, the application of static analysis tools today requires a high effort for setup and parameterization. Nevertheless many false alarms are produced causing significant effort for rework. Accompanied with the mentioned development process is the requirement of traceability. Available traceability solutions today are very limited and usually show only some aspects. Hence sound automatic impact analyses are difficult to execute. The pervasive traceability of requirements as well as faults requires the seamless integration into the development lifecycle of software-based vehicle functions running on multi-core embedded systems. This comprises data models, description languages, tools and methodology.

Today, the source to gain performance is parallelization. Single core CPUs have nearly reached their limits in that respect. Multi- and many-core CPUs are state of the art in hardware technology. However, the development or the migration of existing software to concurrent application that exploit the CPU resources is an art itself and not well supported by tools. Hence, the effort to migrate an existing application to a multi-core processor causes much effort today.

3.2. Requirement Formalization & Impact Analyses

Key results relevant for the ASSUME have been created within the ARTEMIS project CESAR, addressing the lack of requirements quality that often leads to additional efforts, cost overrun and schedule drifts in downstream development activities. One means to improve requirements quality
is to formalize requirements using boilerplates, domain ontologies and patterns in order to allow automatic analysis and test generation. Key results of ITEA2 SAFE, relevant for ASSUME, are the methodology and pervasive consideration to analyses on functional safety for electric / electronic architectures of vehicles in the concept phase, and represented by static architectural models. This includes formalized safety requirements engineering and –management, the derivation of the safety case, pervasive traceability from requirements to detailed hardware models running the embedded software and the analysis and evaluation of this hardware in terms of fulfilling the safety requirements using industrial standards as E.g. AUTOSAR, EATOP and PREEvision.

3.3. Interfaces of Tools & Traceability

Quality assurance is integral part in model-based SW development. Today, several tools are applied to address the broad range of quality requirements. Proper tracking of product quality requires much manual work and is thus error-prone. Tight analysis integration would provide means to compile quality results in a uniform and centralized fashion taking into account not only design and modelling tools, but also analysis tools for determining different properties of a system under development and proving correctness of the system under various aspects such as functional behaviour, timing and safety. Consequently, the different models, generated source code and analysis results have to be related in order to ensure traceability of the development artefacts created during the process.

3.4. Standards for Semantic Interoperability

Further needs arise in semantic interoperability between methods and tools. Some standards and exchange formats (e.g. AUTOSAR [O7]) exist, which facilitate the integration of architecture and behaviour modelling tools, and code generators. While analysis tools usually support interfaces to such standards, the integration of the analysis tools themselves is often considered using ad hoc solutions. There have been efforts in different research projects like MBAT, ARAMiS and Amalthea to come up with a more systematic integration approach. In MBAT a prototypical tool coupling between BTC’s EmbeddedTester and Astrée has been developed, with the goal to applying model-based testing to automatically find test cases for alarms reported by the static analysis. In the SAFE project, the data models of AUTOSAR, the initiative EATOP, tools from Dassault Systemes and PREEvision along with the respective tools were combined to facilitate pervasive traceability and analysis in architectural models. In the ARAMiS project the interoperability of design and analysis tools for multi-core systems was addressed. An option consists in developing in-house integration platforms, generally based on internal and proprietary point-to-point solutions. A second option consists in relying on commercial integration platforms implemented by well-established tool providers, e.g., PTC Integrity, IBM Rational Jazz, Siemens PLM Teamcenter, Dassault Enovia, Tasktop Sync, or Systemite System Weaver.
4. Synthesis of predictable concurrent systems (WP4)

4.1. Verification of compilers and code generators

Compiler and automatic code generators are essential tools to bridge the gap between models and executables. Sequential code generation from a synchronous language like Scade 6 can be formalized as a series of source-to-source and traceable transformations that progressively eliminate high-level programming constructs (hierarchical automata, activation conditions, sequences) down to a minimal data-flow kernel which is further simplified to a generic intermediate representation for transition functions, and ultimately turned into C code. These tools are vulnerable to miscompilation risks: a bug in the compiler or code generator causing it to produce incorrect object code from a correct source program. These risks are difficult to address in the context of critical embedded software qualified at the highest assurance levels: a few code generators have been qualified at level A of DO-178B (e.g. the Scade KCG6 generator), but no optimizing C compiler. A radical way to eradicate the miscompilation risk and provide high assurance is to formally verify the compilers and code generators themselves, using program proof. The flagship of this approach is the CompCert C compiler, developed at Inria Gallium: an optimizing C compiler that is proved to be free of miscompilation bugs using the Coq proof assistant. CompCert provides provably correct mechanisms to trace properties of the source program down to the machine code, and is now in the pre-industrial phase via a collaboration with Airbus. The CompCert compiler has been licensed by AbsInt for further extensions of its capabilities and full industrialization. The full formal verification of a code generator from a modelling language such as Scade remains to be done.

4.2. Relaxed memory models

To improve performance, modern multi-core processors perform dynamic optimizations (called "relaxations") on memory accesses. These relaxations introduce additional behaviours (beyond mere interleaving of thread executions) that must be taken into account when developing and verifying parallel programs. However, the relaxed memory models of popular processors are poorly documented and sometimes incorrectly implemented in hardware. Previous work produced precise, axiomatic and operational models of the memory subsystems of popular processors (including PowerPC, ARM, and GPUs) and of programming languages (C and C++ 2011). Extensive tooling was developed to perform model-based testing of processors and compilers, leading to the discovery of hardware bugs (acknowledged as such by the manufacturers) in the Power5 and Cortex A9 processors. Much research has gone into formalizing weak memory models and developing bug-finding and verification tools for weak memory models [13-21]. There is important preliminary work on verified code generation for weak memory models [13], however, such work often assumes that inter-thread and inter-task interference has been already ruled out through other verification tools. Verified refinement of programming language code to executable machine code for weak memory models remains an unsolved problem.

4.3. Synthesis of critical real-time software for multi-processor architectures

Much of the classical work on real-time scheduling (both in research and the industry) relies on a process where the implementation is derived by manual transformations. Implementation is followed by verification and validation phases where timing analysis and schedulability analysis guarantee the respect of non-functional requirements. But today, the complexity of the multi-
processor execution targets and the complexity of the functional and non-functional specifications increase rapidly, which makes it difficult to preserve a manual process (for cost, time-to-market, and/or confidence issues related to the number of errors introduced by human coders). Some important advances in this direction have largely automated the construction of task code and even the generation of full real-time implementations without providing schedulability guarantees or optimized mapping algorithms aimed at providing such guarantees. Work on optimized mapping still has to be integrated in standard industrial tooling. INRIA proposed methods and tools in this direction, namely the AAA methodology and the SynDEx and LoPhT tools for optimized real-time mapping of synchronous/reactive specifications onto multi-processor (distributed/multi-/many-core) targets.

4.4. Automotive applications

During the last years multi-core µC have entered the automotive domain. The arising challenge is to bring all existing and future SW from single core implementations and development processes into the new highly concurrent world. In industrial setting this transformation is still done by manual injection of inter-process communication and synchronization code. In addition, the mapping of runnable entities to different cores is also done manually. This injection of primitives is manual work, and hence prone to errors, and the runnable distribution has a huge impact on computation efficiency. Formal models of computation exist, but are currently not used for the multi-core SW engineering. Static analysis is in most cases restricted to the analysis of non-concurrent SW.
5. Zero-defect analysis for multi-core systems (WP5)

5.1. Static analysis of concurrent multi-core applications

Sound static analyzers (such as Astrée) have been successfully applied to check run-time errors in safety-critical sequential software, but far less tools are available for the analysis of concurrent software. Polyspace Code Prover can identify shared variables accessed by concurrent threads, but cannot precisely identify data races and lacks OS support so that OS-related information has to be provided manually. Earlier versions of the state-of-the-art industrial analyzer Astrée have been restricted to analyzing sequential code and did not support natively task-interleaving. To overcome this restriction ENS has developed AstréeA, a research prototype extending Astrée to check for run-time errors in multi-task C software consisting of millions of lines of code [9]. Concurrency effects like preemptions, task priorities, and critical sections can be soundly and precisely taken into account. AstréeA provides mechanisms to model operating systems by mapping the OS functionality to efficient stub libraries. In the course of the FORTISSIMO project the AstréeA mechanisms have now been transferred to Astrée and have been further enhanced. Currently OS support is provided for avionic software running under an ARINC 653 OS [10], and automotive software running under OSEK and AUTOSAR OS [11]. However, the AUTOSAR support is limited to system specifications in .oil format and does not extend to the service libraries, as, e.g., CAN or DEM libraries. Furthermore some OSEK/AUTOSAR OS mechanisms like task chaining, the priority inheritance protocol, and enabling/disabling interrupts are not precisely modelled yet, which can cause false alarms. Astrée also must be extended to handle true concurrency found in multi-cores. It employs an overly conservative model of memory coherence, causing false alarms. The faults it detects are inherited from its roots in sequential program analysis: it only partially takes into account concurrency-specific faults, including detection of data races, but does not check for deadlocks, livelocks, starvation, or priority inversions.

The static analyzer framework Goblint is another emerging academic tool for concurrent programs. It has been elaborated in the scope of the MBAT project to prove the absence of data races in concurrent code as well as in interrupt-driven OSEK applications. Goblint is currently imprecise with respect to global data, and not able to precisely model sophisticated synchronization primitives such as sending and receiving of events or suspending and resuming of tasks (often employed in embedded software to enforce scheduling policies).

A third tool, the MEMICS analyzer, was developed in the ARAMiS project to detect race conditions in concurrent software. Its focus is on the analysis of low-level code (close to machine code). It incorporates an elaborate memory model and deals well with pointer structures.

5.2. Deductive methods

Program proofs for concurrent programs were pioneered by the Calvin and QED tools. Current tools include VCC, which verifies concurrent C programs using the Z3 SMT solver; Chalice, a modular verification tool using a dedicated concurrent language; and CIVL, which verifies refinement for concurrent programs. VCC and Chalice base their invariant reasoning on objects, object ownership, and type invariants. VCC does not support refinement and Chalice does so only for sequential programs; neither support movers nor reduction reasoning. Finally, concurrent separation logic reasons on concurrent programs without explicit non-interference checks. State-of-the-art tools are able to blend this logic with explicit non-interference reasoning.
5.3. Dynamic race detection

Runtime verification and dynamic analysis fill an important gap between static analysis and testing. While static tools are conservative which may lead to a large false alarm rate, testing catches errors late, making it difficult to find their cause. Runtime verification, on the other hand, provides early error detection during execution. However, dynamic race detection tools, such as Goldilocks and FastTrack, suffer from significant execution slowdown. To reduce this slowdown, a variety of techniques have been explored. Some approaches improve performance by sacrificing precision, i.e., missing some races. They accomplish this by sampling the accesses performed, e.g., ThreadSanitizer and RACEZ. Speeding up race detection and/or replay by parallelization has also been explored, e.g. in the GPU-accelerated split race checker Kuda and DoublePlay (parallelizing sequential logging and replay). Others, e.g., HARD (Hardware-Assisted lockset-based Race Detection) and Paralog (enabling and accelerating online parallel monitoring of multithreaded applications) make use of custom hardware to accelerate race detection and similar parallel program monitoring techniques.

The following commercial tools can be used or adapted to detect races on some particular embedded computing platforms:

- Intel Inspector XE, PIN dynamic instrumenter
- Valgrind DRD
- Helgrind
- Parallocity ZVM-K (ARM)
- Google ThreadSanitizer

While these tools have been used in commercial applications with some success, the algorithms underlying them are often not precisely documented and each of them may need some adaptation and modifications before they can be used on any particular code base and application.

Dynamic race detection for embedded systems has unique challenges. These include the mixed use of variables of different, often quite small, bit lengths [22], the use of task-based concurrency with priorities and interrupts [23-25] rather than threads and concurrency libraries, and issues relating the platform on which development and testing is performed to the one on which the applications will finally run [26-27]. In ASSUME, we aim at a race detection approach that can be adapted to a variety of platforms and applications, including possibly interrupt-driven ones, and one whose overhead-precision trade-off can be adjusted by the programmer.

5.4. Worst-case execution time (WCET)

Worst-case execution time (WCET) analysis on multi-core architectures has been considered in recent projects: Predator, T-Crest, Certainty, and parMerasa. In ARAmiS, an approach was proposed for computing an interference-sensitive Worst-Case Execution Time (isWCET) taking into account variable access delays due to the concurrent use of shared resources in multi-core processors [12]. The state of the art can now handle single-core executions without interference or when the number and kind of interference points can be determined. For time composable architectures, this is sufficient to obtain an overall WCET. There have also been recommendations for hardware configurations increasing predictability and composability.
Recent results by INRIA showed that precise and scalable timing analyses can be achieved on selected parallel applications (using for instance the Heptane WCET analyzer). The analysis has the precision and scalability of classic IPET-based WCET analysis.

Timing analysis on concurrent task execution at the system level can also be used to reason about potential race conditions, as part of the concurrency defect analysis. Two classes of analyses can be identified. Analytical methods determine performance characterizations, such as response times of task chains, by solving fixed point equations. Popular approaches include SymTA/S and the Real-Time Calculus. Periodic resource models provide compositional methods, focusing on partitioned resources. Computational methods, on the other hand, rely on model-checking techniques, where the system behaviour is represented as a state transition system. For example, the model checker UPPAAL can be used for scheduling analysis, as well as the related TIMES tool. While computational methods typically provide better results, e.g. a reduced number of false positives, they also lack in scalability due to computational complexity. Scalability improvements have been proposed, e.g. as part of the COMBEST project. However, no computational analysis exists with integrated methods reliably preserving appropriate precision of the results.
### 6. Related Projects

<table>
<thead>
<tr>
<th>Name</th>
<th>Program</th>
<th>Technical Focus</th>
<th>Relationship</th>
</tr>
</thead>
<tbody>
<tr>
<td>CompCert</td>
<td>French ANR</td>
<td>Formal verification of compilers</td>
<td>First explorations of compiler verification using Coq.</td>
</tr>
<tr>
<td>ES_PASS</td>
<td>ITEA 2</td>
<td>Embedded Software Product-based Assurance</td>
<td>Improvement and integration of the Astrée tool used in ASSUME.</td>
</tr>
<tr>
<td>COMBEST</td>
<td>FP7 IST STREP</td>
<td>Computational and analytical models for non-functional properties of embedded systems. Methods and tools for rigorous embedded systems design.</td>
<td>Combination of different analysis techniques and tools.</td>
</tr>
<tr>
<td>PARSEC</td>
<td>FUI</td>
<td>Model-driven engineering for critical distributed systems</td>
<td>Collaboration with Thales SA towards defining a development environment for critical distributed embedded systems requiring certification according to strict standards such as DO-178B (avionics) or IEC61508 (transportation).</td>
</tr>
<tr>
<td>ARAMIS</td>
<td>German BMBF</td>
<td>ARAMIS develops methods and techniques for optimized use of Multi-Core architectures with respect to development standards in the transportation domain such as ISO 26262.</td>
<td>ASSUME will develop models and interchange formats for the analysis of single and multi-core software. Functional as well as non-functional properties will be taken into consideration. The ARAMIS meta-model for scheduling and timing will be taken into account to enrich the interfaces of the ASSUME platform. ARAMIS methods regarding the analysis of multi-core systems will be developed further in the ASSUME project including the MEMICS tool.</td>
</tr>
<tr>
<td>Amalthea(4public)</td>
<td>ITEA 2</td>
<td>AMALTHEA4public will built a continuous development tool chain platform for automotive embedded multi-core systems based on results of various public funded projects by using the AMALTHEA methodology.</td>
<td>ASSUME extends the scope of AMALTHEA beyond timing and HW resource modeling and simulation. ASSUME derives a methodology to analytically calculate data for the AMALTHEA meta-model (in contrast to measuring and simulation).</td>
</tr>
<tr>
<td>Name</td>
<td>Program Period</td>
<td>Technical Focus</td>
<td>Relationship</td>
</tr>
<tr>
<td>---------------</td>
<td>----------------</td>
<td>----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
<td>-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>MBAT</td>
<td>ARTEMIS 2011-2014</td>
<td>Combination of model-based analysis and testing.</td>
<td>Traceability between Requirements, Design and V&amp;V artefacts. Extensions of the Astrée and Goblint tools used in ASSUME.</td>
</tr>
<tr>
<td>ParMerasa</td>
<td>FP7 2011-2014</td>
<td>The objective of parMERASA (Multi-Core Execution of Parallelised Hard Real-Time Applications Supporting Analysability) is a timing analysable system of parallel hard real-time applications running on a scalable multi-core processor.</td>
<td>The idea of analysable systems with regard to timing will be expanded in ASSUME by the analysis of functional and various non-functional properties in multi-core systems.</td>
</tr>
<tr>
<td>PHARAON</td>
<td>FP7 2011-2014</td>
<td>Parallel and Heterogeneous Architectures for Real-Time Applications</td>
<td>Parallelization of soft real-time programs for low-power embedded architectures, based on task-parallel data-flow languages and model-driven engineering.</td>
</tr>
<tr>
<td>SAFE</td>
<td>ITEA 2014-2017</td>
<td>The SAFE project brings solutions to demonstrate the compliance to the ISO26262 functional safety standard for the development of safe automotive applications based on the AUTOSAR architecture.</td>
<td>While SAFE focuses on architecture modelling in the concept phase of system development ASSUME will target the synthesis and analysis of implementation and behaviour models. Interfaces to SAFE will be explored regarding the traceability from concept models to implementation models in the development of safety-relevant functionality.</td>
</tr>
<tr>
<td>Verasco</td>
<td>French ANR 2012-2015</td>
<td>Joint verification of compilers and static analyzers</td>
<td>Collaboration with Airbus towards the industrialization of CompCert.</td>
</tr>
<tr>
<td>ESPRESSO</td>
<td>Swedish FFI 2012-2015</td>
<td>Modelling and analysis methodology, Guidelines and tool recommendations for model-based engineering of embedded system at Scania, Application and evaluation of the developed concepts</td>
<td>Traceability across the engineering phases (based on a use case from Scania)</td>
</tr>
<tr>
<td>Name</td>
<td>Program</td>
<td>Technical Focus</td>
<td>Relationship</td>
</tr>
<tr>
<td>--------------</td>
<td>------------------</td>
<td>-----------------------------------------------------------------------------------</td>
<td>-----------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>AstréeA</td>
<td>French ANR</td>
<td>Static analysis of concurrent programs.</td>
<td>Developed a research prototype of the AstréeA tool used in Assume.</td>
</tr>
<tr>
<td></td>
<td>2012-2015</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fortissimo</td>
<td>German BMBF</td>
<td>Formal Analysis and Verification of Concurrent Hardware and Software</td>
<td>Develop the AstréeA tool as part of the commercial Astrée analyser.</td>
</tr>
<tr>
<td></td>
<td>2014-2016</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CAPACITES</td>
<td>French</td>
<td>Parallel computing for safety-critical real-time applications</td>
<td>Collaboration with Kalray SA, Airbus, SAGEM, Dassault Aviation, MBDA on the construction of many-core safety-critical real-time applications. This includes mixed-criticality applications with focus on the spatial partitioning enforced by the architecture, and latency-critical applications expressed in an idiomatically form of OpenCL that enables worst-case response time analysis.</td>
</tr>
<tr>
<td></td>
<td>Investissements</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>d’Avenir</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2014-2017</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EMC2</td>
<td>ARTEMIS</td>
<td>EMC² finds solutions for dynamic adaptability in open systems, provides handling of mixed criticality applications under real-time conditions, scalability and utmost flexibility, full scale deployment and management of integrated tool chains, through the entire lifecycle.</td>
<td>ASSUME complements EMC² by analysis methods supporting the (1) validation of functional safety concepts including dynamic system adaptation and the (2) verification of technical safety concepts (against these functions) based on mixed-criticality multi-core platforms, thereby providing the needed arguments for certification purposes.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPES_XT</td>
<td>BMBF</td>
<td>The Project SPES_XT develops a seamless integration platform for modelling and analysis techniques for embedded systems.</td>
<td>The methods and techniques developed in ASSUME will be constructed to support the SPES methodology. They will provide new building blocks for the requirements viewpoint and the functional viewpoint in the SPES matrix. The demand of SPES_XT to implement the results in the industrial practice will be subsequently supported by the use case driven approach of ASSUME.</td>
</tr>
<tr>
<td></td>
<td>2012-2015</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
7. Conclusions and Discussion

This deliverable presents the state of the art and technology regarding the ASSUME project. The related technologies for the main work packages of the project including WP2 (Scalable Zero-Defect Analysis for Single-Core Systems), WP3 (System engineering methodology and standards), WP4 (Synthesis of predictable concurrent systems), and WP5 (Zero-defect analysis for multi-core systems) are discussed. Also, the related projects for ASSUME are elaborated in the document.
References


[26] "E-RACE, A Hardware-Assisted Approach to Lockset-Based Data Race Detection for Embedded Products” Lily Huang, Michael Smith, Albert Tran, James Miller, 24th IEEE Symposium on Software Reliability Engineering (ISSRE), 2013